Name:L.DHARMA TEJA

Designation: Assistant Professor

Department: ECE

Mail ID: dharmateja _l@vnrvjiet.in

Experience (in years): 15.2 Teaching: 15.2 yrs Research: Others(if any, specify):

1. Educational / Technical qualifications:

S.No	Level	Year of passing	Specialization
1	Ph.D	Submitted	Low Power VLSI
2	M. Tech	2010	VLSI System Design
3	B.Tech	2006	Electronics& Communication Engineering
4	Intermediate	2001	M.P.C
5	SSC	1999	-

2. Teaching and Learning:

- 2.1.Teaching Interests: VLSI Design, Electronic Measurements and Instrumentation, Electronic Devices and Circuits, Pulse and Digital Circuits, Digital IC Applications, Principles of Communication, Digital Design through Verilog, Digital Logic Design, Analog Communications, CMOS Analog and Mixed signal IC design, Analog IC Design, Principles of Electronics Engineering.
- 2.2. Novel Teaching & Learning Techniques adopted: WIT AND WIL, Discussion Method, Brain storming, Mind mapping, POGIL
- 2.3. Involvement in curriculum updating / Design: NA

3. Co-curricular and Extra-Curricular Activities

- 3.1. Interests and Hobbies
 - Developing Inter & Intra Personal Skills.
 - Gardening.
 - Listening to music.
- 3.2. CCA/ECA Organized: NA
- 3.3. CCA/ECA participated: NA
- 3.4. Counseling and Mentoring Activity: 10 students from 1st year
- 3.5. Committees involved in:

Department level: NBA work, Class Review Comittee conduction students, Cultural fests, sports fest activities, CET coordinator.

Institute Level: Post lock down preparation manual member for auditing, Scintillations stage decoration committee member,IETE coordinator.

4. Conference / Workshop / Seminar / Guest Lectures:

- 4.1 Conducted:
 - Organized four days TEQIP Sponsored workshop on "PCB Designing" in collaboration with TechnoTran, Hyderabad during 11th,12th,18th& 19th February 2016.
 - Organized a three day workshop on "Concepts of Networking" in collaboration with Zonta Technologies, Hyderabad during 11thto 13th March 2014.
 - Organized a ten days AICTE Sponsored workshop on "VLSI Design" in collaboration with EnhanceEdu by IIITH&VNR Vignana Jyothi Institute of Engineering & Technology, Hyderabad from 20th May 2013 to 1st June 2013.
 - Organized a twelve days TEQIP Sponsored workshop on "Logical & Physical design Verification Using Verilog" in VNR Vignana Jyothi Institute of Engineering & Technology, Hyderabad from 1st April to 13th April 2013.
 - Was a member in IACC 2017.

4.2 Attended:

- Faculty development program on "Art of Teaching" conducted by Enhance Edu by IIIT Hyderabad.
- Faculty development program on "Designing of Digital circuits Using Synopsys Tools" by Seer Akademi, Hyderabad during 12th to 13th February, 2013.
- Attended a six month Pilot Program conducted by IGIP at BMS College of Engineering, Bangalore.
- Design of POGIL Activities for Outcome Based Education, Dept of EEE & IT,VNRVJIET from 9th -11th Dec 2014
- Effective English Communication Skills in September 2014
- 6 day FDP on CMOS, Mixed Signal and Radio Frequency VLSI Design by IIT Kharagpur, 10 week FDP on use of ICT in education for online and blended learning.
- Attended FDP on Art of Writing Papers and Research Methodologies at GRIET from 7th to 13th May 2020.
- Attended FDP on 'Outcome Based Education and NBA Accreditation at Rajgads Dnyanpeeth's Shri Chhatrapati Shivajiraje College of Engineering from 20th to 25th May 2020
- Attended FDP on Research Methodology at Rajgads Dnyanpeeth's Shri Chhatrapati Shivajiraje College of Engineering from 12th to 17th May 2020.
- Attended FDP on Machine Learning and Artificial Intelligence at VNRVJIET conducted by ECE department from 8th to 12th June 2020.
- Attended FDP on Perspectives of Online Teaching And Learning at GRIET from 8th to 13th June.
- Attended FDP on Effective online Teaching using ICT Tools at VNRVJIET conducted by CSE department from 29th June to 4th July 2020.

5. Academic Contribution and Research & Consultancy:

5.1. Invited Lectures:

Delivered a Lecture on "HDL Programming Concepts" on the Occasion of 12-day short term course on "Logical & Physical design Verification Using Verilog" inVNR Vignana Jyothi Institute of Engineering & Technology, Hyderabad from 1st April to 13th April 2013.

- 5.2. Articles/Chapterspublished inBooks: NA
- 5.3. Books published as single author or as editor: NA
- 5.4. Projects Guided:

a) UG: 16 b)PG: 7

- 5.5. Research Interests: Low Power VLSI.
- 5.6. Ph.D students:
 - a) Enrolled:
 - b) Submitted:
 - c) Awarded:
- 5.7. Papers published in reviewed journals:

S.No	Title of the Paper	Journal Name Vol.No. PP	ISBN/ISSN No.	Impact Factor/ Citation Index	National/ International
1	Built-In-Self-Repair for Embedded RAMS with	International Journal of Advances in	ISSN: 22311963	1.8896	International

	DMDICE FCC :	E: . 0	T T		T
	PMBIST or Efficient	Engineering &			
	Fault Coverage	Technology.			
		Vol: 6, Issue:5			
		(2013), Page No:			
		2262-2273			
		International			
		Journal of			
		Electronics and	ICCNI 0076		
	Study on	Communication	ISSN 0976 -		
2	Comparison of	Engineering &	6464(Print),	5.8896	International
	Various Multipliers	Technology	ISSN 0976 -		
	_	Volume 4, Issue	6472(Online).		
		5, September –			
		October, 2013,			
		pp. 132-142			
		International			
	Universal Modulator	Journal of			
	Using Cordic	Advances in	ISSN:		
3	Algorithm For	Engineering &		1.8896	International
	Communication	Technology	22311963		
	Application	Vol: 6, Issue: 6			
		(2014), Page No:			
		2480-2488 International			
	Implementation of	Journal &			
	High Throughput	Magazine of			
	Soft Output MIMO	Engineering &	ISSN:	1.74	International
4	Detector Using PPTS	Technology,	23484845	1./4	Journal
	Algorithm	Management and	23404043		Journal
	Aigoruini	Research.			
		Research.			
	Design of Low	Advanced	E-	0.20	International
	Power SRAM Cell	Science Letters	ISSN:1936-	5.20	Journal
5	Using		7317		
	Multi Threshold				
	Technique				
	"Design of	International	ISSN: 2278-	6.03	International
	High	Journal of	3075		Journal
	Performance	Innovative			
6	4-Bit Ternary	Technology and			
	Multiplier	Exploring			
	using	Engineering			
	CNTFET"	(IJITEE)			
	"Review of Design	Science,	ISSN:0950-	6.1	International
	and Analysis of	Technology and	0707		Journal
	Different	Development			
7	Technologies in Low	_			
	Power VLSI				
	Circuits"				

	Analysis and	International	ISSN:2005-	3.1	International
	Comparison of Finfet	Journal of	4238		Journal
8	and Gnrfet based 14t	Advanced			
	Sram Cell with 10t	Science and			
	and 12t Sram Cells	Technology			
	Design of Low	ZKG	ISSN: 2366-	0.137	International
	Power 15T SRAM	International	1313		Journal
	Cell using				
9	20nm technology				
	Based on				
	FinFET, CNTFET				
	and GNRFET				
	Analysis of Various	International	ISSN:2005-	3.1	International
	Technologies in Low	Journal of	4238		Journal
10	Power VLSI Circuits	Advanced			
		Science and			
		Technology			
	Performance	International	ISSN 2393-	7.12	International
	Analysis of RHBD	Advanced	8021		Journal
11	14T and 15T	Research Journal			
	SRAM Cells Using	in Science,			
	Dual Rail Voltage	Engineering and			
	Technique	Technology			
	Thermal Stability	International	ISSN 2321-	7.04	International
	Analysis of	Journal of	2004		Journal
	Radiation	Innovative			
	Hardened 14T and	Research in			
12	15T Differential	Electrical,			
12	Ended	Electronics,			
	SRAM Cells for	Instrumentation			
	Outer Space by	and Control			
	22nm	Engineering			
	Technology	1/1			

5.8. Papers presented at National / International Conferences:

S.No	Title of the Paper	Names of the Conference/ Seminars	National/ International	Period
1	Design of SRAM Using Hetero Junction Tunneling Transistors and Comparing With CMOS Design	4th International Conference on 'Computing, Communication and Sensor Network', CCSN2015.	International	Feb, 2016, Kolkatta, India

5.9. Sponsored research Projects:

S.No	Title	Agency	Period	Grant amount	Ongoing / Completed

5.10 Consultancy Projects:

S.No	Title	Agency	Period	Sanctioned Amount	Ongoing / Completed

6 Awards / Honors received:

Motto: At the end of day, before you close your eyes, be content with what you have done and be proud of whom you are.

.